UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Contributor
Contributor
357 Views
Registered: ‎07-26-2018

Can i see FIFO IP content?

The first image is my fifo and I marked the place I wanted to see. The second image is xilinx ip fifo. but I couldn't see FIFO memory content. Is there a way do this?

myfifo.JPGxilinx_fifo.JPG

0 Kudos
3 Replies
Moderator
Moderator
286 Views
Registered: ‎08-08-2017

Re: Can i see FIFO IP content?

Hi @fpgatr 

No. We dont have provision to check the FIFO content.

May i know the background of this query ?  Are you seeing any abiguity with FIFO behaviour.

-------------------------------------------------------------------------------------------------------------------------------
Reply if you have any queries, give kudos and accept as solution
-------------------------------------------------------------------------------------------------------------------------------
0 Kudos
Xilinx Employee
Xilinx Employee
279 Views
Registered: ‎07-16-2008

回复: Can i see FIFO IP content?

You may change elaboration option -debug_level from 'typical' to 'all' to enable more objects within IP.

How the memory element signal is displayed depends on how it is declared in IP models.

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Scholar dpaul24
Scholar
270 Views
Registered: ‎08-07-2014

回复: Can i see FIFO IP content?

@fpgatr,

The second image is xilinx ip fifo. but I couldn't see FIFO memory content. Is there a way do this?

If you have the correct write and read logic on both sides of the FIFO, then for every wr_clk if the we_en is HIGH then data would be written to the FIFO. Then if the rd_en is working and rd_clk is supplied, then you should be seeing the data which you have written, dout.

Thats an alternative and time consuming way to see the contents.

--------------------------------------------------------------------------------------------------------
FPGA enthusiast!
All PMs will be ignored
--------------------------------------------------------------------------------------------------------
0 Kudos