UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor modelsim110
Visitor
2,068 Views
Registered: ‎01-05-2013

Could you please explain the waveforms of a single WRITE operation of DDR3? Thank you!

Hello Sir/Madam!
 
        The platform with a CPU and a xilinx DDR3 controller is provided by Xilinx Platform Studio(ML605). I write the command "ddr_data_addr[0]=0x11223344;" in C language to do a single WRITE operation issued by the xilinx CPU. 
 
xilinx_write_waveform.jpg
 
        The values of 64bits dq from left to right in the picture are 
1."0x00000000_00000000", 2."0x00000000_11223344", 3."0x00000000"(High 32bits omission), 4."0x11223344",  5."0x00000000", 6."0x11223344",  7. "0x00000000", 8. "0x11223344", 9. "0x00000000", 10."0x11223344", 11."0x00000000".
 
       Could you please explain the waveforms of a single WRITE operation of DDR3? Why there are so many dq and dqs? Why does DDR3 controller seem to write so many times of "0x00000000_11223344"?
 
       Thank you!
 
Best reagrds,
Harvey
      
0 Kudos