UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer trungnguyen
Observer
209 Views
Registered: ‎05-04-2018

[FATAL_ERROR] Vivado Simulator (2018.3)

Jump to solution

Dear all,

I get the following error when running ISIM simulation:

FATAL_ERROR: Vivado Simulator kernel has discovered an exceptional condition from which it cannot recover. Process will terminate. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
Time: 0 ps  Iteration: 0  Process: /tb_pusch_bp/line__142

 

The line of code causes the error:

db_rm_null_tdata       <=  << signal .tb_pusch_bp.UUT.pusch_bit_proc_i.remove_null_0.dout_tdata: STD_LOGIC_VECTOR(127 downto 0)>>;

My context is:

- I want to get the value of dout_tdata of a sub-component and write that value to file.

- I've already set VHDL-2008

Could you give me a hand to overcome this issue?

 

Thanks,

Trung Nguyen

0 Kudos
1 Solution

Accepted Solutions
Scholar drjohnsmith
Scholar
197 Views
Registered: ‎07-09-2009

Re: [FATAL_ERROR] Vivado Simulator (2018.3)

Jump to solution
This should be your first port of call
https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_1/ug901-vivado-synthesis.pdf

Xilinx are primarily Verilog and HLS . Unfortunately for anywhere else apart from the west coast of the US, VHDL is very badly supported.

table 5-10 is a good start

and chapter 6 shows the limited 2008 support

I cant see hierarchical names supported


<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
2 Replies
Scholar drjohnsmith
Scholar
198 Views
Registered: ‎07-09-2009

Re: [FATAL_ERROR] Vivado Simulator (2018.3)

Jump to solution
This should be your first port of call
https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_1/ug901-vivado-synthesis.pdf

Xilinx are primarily Verilog and HLS . Unfortunately for anywhere else apart from the west coast of the US, VHDL is very badly supported.

table 5-10 is a good start

and chapter 6 shows the limited 2008 support

I cant see hierarchical names supported


<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
Observer trungnguyen
Observer
187 Views
Registered: ‎05-04-2018

Re: [FATAL_ERROR] Vivado Simulator (2018.3)

Jump to solution

Thank you.

I resolved this problem by calling the equivalent signal which is outside subcomponent.

Best Regards,

Trung Nguyen