UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Newbie mc76
Newbie
221 Views
Registered: ‎05-08-2018

Forcing value in simulation vs. driving in testbench

I have a question about simulation speed and performance - what's the tradeoff between driving input signals in a module and forcing them using tcl commands?

Is forcing using tcl slower compared to driving from a testbench? I'm guessing it is if the tcl script gets complex? And is the answer the same for questasim and vivado simulator?

 

Thanks,

-mike

0 Kudos
1 Reply
Scholar xilinxacct
Scholar
188 Views
Registered: ‎10-23-2018

Re: Forcing value in simulation vs. driving in testbench

@mc76

The points I would make are...

A testbench can be tightly integrated with the simulation. (e.g. triggered on the clock). It is also automatically trigger and run and is repeatable. Unless you are doing a one off, I would always use the testbench,

Hope that helps

0 Kudos