UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor jcangahuala
Visitor
256 Views
Registered: ‎01-10-2019

How to simulate MPSoC UltraSCALE+ in QuestaSim

I am using Vivado 2018.2 and QuestaSim 10.6c.

After compiling the simulation libraries, two fails:

*-------------------------------------------------------------------------------------------------------------------------*
* processing_system7_vip_v1_0_5 | verilog | processing_system7_vip_v1_0_5     |    1   |  0 *
*-------------------------------------------------------------------------------------------------------------------------*

*------------------------------------------------------------------------------------------------------------------------*
* zynq_ultra_ps_e_vip_v1_0_3 | verilog | zynq_ultra_ps_e_vip_v1_0_3                  | 1      | 0 *
*------------------------------------------------------------------------------------------------------------------------*

do you have an example using QuestaSim to simulate a system that contains an MPSoC UltraSCALE+?

 

reagrds

Juan

0 Kudos
3 Replies
Moderator
Moderator
217 Views
Registered: ‎05-31-2017

Re: How to simulate MPSoC UltraSCALE+ in QuestaSim

HI @jcangahuala ,

Can you please share the compile_simlib.log file that gets generated while compiling simulation libraries ?

0 Kudos
Visitor jcangahuala
Visitor
186 Views
Registered: ‎01-10-2019

Re: How to simulate MPSoC UltraSCALE+ in QuestaSim

Trying to find the compile_simlib.log but I was not able, I was wondering if you can  provide the path where I can locate the file?

Juan

0 Kudos
Moderator
Moderator
162 Views
Registered: ‎09-15-2016

Re: How to simulate MPSoC UltraSCALE+ in QuestaSim

Hi @jcangahuala ,

The compile_simlib.log should be located in where you launch the Vivado session that runs the compile_simlib command.

Can you please check and make sure that you have followed the below steps to compile the simulation libraries:

Set the Questasim executable path in tools --> third party simulator Settings. Ex: /tools/dist/questa/lnx64/10.6c/bin
Then go to tools --> compile simulation libraries and check if the library location and executable path are correct. Then try compiling the libraries.
OR try using the below command from Vivado TCL console:

compile_simlib -simulator questa -simulator_exec_path {/tools/dist/questa/lnx64/10.6c/bin} -family all -language all -library all -dir {/proj/css/sravanthiB/questa_libs} -force -verbose

Please try compiling the simulation libraries in a different library location and check if you are still facing the same issue.

Thanks & Regards,
Sravanthi B
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos