UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor irad
Visitor
2,328 Views
Registered: ‎02-24-2010

ISim support for hierarchical signal referencing in VHDL

Most VHDL simulators have a library allowing users to manipulate lower level hierarchical signals in a testbench. For example, in ModelSim this feature is called Signal Spy. Will ISim have a feature like that any time soon? 

 

Ivan

0 Kudos