UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Reply

Initialization of DRAM data in Vivado Simulation Level

Highlighted
Visitor
Posts: 21
Registered: ‎08-31-2017

Initialization of DRAM data in Vivado Simulation Level

Hi, dear sir,

 

 If we design a DMA for the data movement b/w DRAM and internal Block SRAM, is it possible to preload data to the dram in simulation and so we can focus on the verification of functionality of DMA transfer ? If yes, are there any example to initialize DRAM in Vivado simulation env ?

 

Thanks

Scholar
Posts: 343
Registered: ‎06-16-2013

Re: Initialization of DRAM data in Vivado Simulation Level

Hi @nanson

 

Yes.

It is possible to preload data to the DRAM in simulation, if you use MICRON's dram simulation model.

 

Please refer MICRON's dram simulation model.

But you might have to modify this simulation model for xsim (Vivado).

 

Thank you.

Best regards,