03-28-2019 09:11 PM - edited 03-29-2019 11:21 AM
I've been trying to figure this out since 2 days, and have tried different things suggested in other posts but nothing seems to work, I'd be grateful if anyone can help me figure this out.
My behavioral simulation and synthesis run fine but for some reason I'm not able to run the post synthesis simulation due the following error. I'm using Vivado 2018.2.
ERROR: [VRFC 10-93] isram is not declared under prefix UUT [/home/pr1498/project_cnn_ddr3/project_cnn_ddr3.srcs/sources_1/new/sim_TPU_test.v:478]
I've tried with flatten heirarchy to none, as suggested in https://forums.xilinx.com/t5/Simulation-and-Verification/Simulation-error-VRFC-10-2063-Module-not-found-while-processing/td-p/472796
But this makes no difference.
The iSRAM instance is created in top.sv file like this :
for(xx=0; xx < depth; xx=xx+1) begin : isram
mDualPort_SRW_SRAM # (
) iSRAM (
And is accessed in sim_TPU_test.v file like this :
I've tried my code without the TPUmem macros, but I still get the same error. Can anyone tell me what's wrong with my code and what I could do to fix it ?
I've attached pictures of design hierarchy.
Thanks a lot!
03-31-2019 11:27 AM
Hi @pr1498 ,
Can you please share the archived project or the test case to check this issue at our end.
03-31-2019 07:20 PM - edited 04-17-2019 02:36 PM
I've attached some files, I couldn't upload all files as the size exceeded the maximum limit for this forum. I don't think you will be able to run the code with the files I've uploaded, but there was no other option avaialble.
04-08-2019 11:07 AM
Hi @pr1498 ,
I have shared an EZMove package with you. Can you please attach the complete archived project and send it back to me.