akshath@13 unfortunately this is the nature of the beast ie netlist (gate-level) simulations consume more memory and run more slowly than RTL simulations. Xilinx simulators are especially not optimized for this case (maybe they think you can just program the chip and try as it's "field programmable" ?). You might try a different simulator which is more expensive but uses less memory and runs faster.
- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented.