UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor m.komarizade
Visitor
185 Views
Registered: ‎05-25-2019

ODDR2 doesn't work?!

Hi

I Write a SDRAM Controller program and use ODDR2 Primitive in it. I set everything correctly and checked it with Xilinx User Guide and Other Questions in Xilinx Forum. But ODDR2 Hasn't any output in ISIM Simulation. Can you help me?

ODDR2_inst : ODDR2
generic map(
DDR_ALIGNMENT => "NONE",-- Sets output alignment to "NONE", "C0", "C1"
INIT => '0', -- Sets initial state of the Q output to '0' or '1'
SRTYPE => "SYNC") -- Specifies "SYNC" or "ASYNC" set/reset
port map (
Q => sdram_clk, -- 1-bit output data
C0 => clk_top, -- 1-bit clock input
C1 => nclk_top, -- 1-bit clock input
CE => '1', -- 1-bit clock enable input
D0 => '0', -- 1-bit data input (associated with C0)
D1 => '1', -- 1-bit data input (associated with C1)
R => '0', -- 1-bit reset input
S => '0' -- 1-bit set input
);

Tags (1)
ODDR2_Simulation.jpg
0 Kudos
3 Replies
Xilinx Employee
Xilinx Employee
140 Views
Registered: ‎07-16-2008

回复: ODDR2 doesn't work?!

What is the waveform of the ODDR2 primitive signals like? You can find the ODDR2 hierarchy and add the signals to wave.

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Visitor m.komarizade
Visitor
106 Views
Registered: ‎05-25-2019

回复: ODDR2 doesn't work?!

Yes, I Exactly do that. My primary Signals are "clk_top" for "C0" and "nclk_top" for "C1". You can see the signals and their waveform on the attached simulation output picture.

0 Kudos
Highlighted
Xilinx Employee
Xilinx Employee
74 Views
Registered: ‎07-16-2008

回复: ODDR2 doesn't work?!

No, I would like to see how the internal signals connected to the ODDR primitive toggle. The 'clk_top' and 'sdram_clk' are both top level ports. There'll be input/output IO buffer between the ODDR and the ports.

Can you please attach the test case?

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------