cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Visitor
Visitor
678 Views
Registered: ‎10-04-2018

Problem in IFFT implemenetation using FFTV9.0 core in system generator

I get the following errors while implementing the IFFT using FFTv9.0 core. I have attached the .slx file for reference

Errors are:

Inconsistent sample times. Sample time ([0, 1]) of signal driving input port 1 of 'ifft_1/Gateway Out4' differs from the expected sample time (1) at this input port. [3 similar]
Component: Simulink | Category: Block warning
The "Simulink system period" setting on this System Generator token is not appropriate for the rates used in the design.

The current setting is:  1
An appropriate setting is:  1/20

Blocks with inappropriate periods included:
  "ifft_1/Gateway Out2",  port: "tdata",  sample period: 1/20
  "ifft_1/Gateway Out2",  port: "gw_out_inport",  sample period: 1/20
  "ifft_1/Gateway Out3",  port: "tdata",  sample period: 1/20
  "ifft_1/Gateway Out3",  port: "gw_out_inport",  sample period: 1/20
  "ifft_1/Parallel to Serial",  port: "dout",  sample period: 1/20
  "ifft_1/Parallel to Serial1",  port: "dout",  sample period: 1/20


Reported by:
  'ifft_1/ System Generator'
Component: System Generator | Category: Block error
A summary of Sysgen errors has been written to 'C:/Users/Administrator/Desktop/system_gen/ifft_1_sysgen_error.log'

Reported by:
  'ifft_1/Parallel to Serial1'
Component: System Generator | Category: Block error
Error reported by S-function 'sysgen' in 'ifft_1/Parallel to Serial1':
A summary of Sysgen errors has been written to 'C:/Users/Administrator/Desktop/system_gen/ifft_1_sysgen_error.log'

 

 

Can anyone give me some ideas to solve those problems?

0 Kudos
2 Replies
Highlighted
Xilinx Employee
Xilinx Employee
654 Views
Registered: ‎08-02-2011

The message is telling you that your simulink system period is slower than the fastest sample period in your design. This is not possible. Simulink system period needs to be at least as fast as the fastest sample rate in the design.

 

Change simulink system period to 1/20.

www.xilinx.com
0 Kudos
Highlighted
Visitor
Visitor
633 Views
Registered: ‎10-04-2018

Ok I will change and check it .

 

 

Thank you!!!

0 Kudos