We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Observer matthuszagh
Registered: ‎07-16-2018

RE PLL simulation bug

Hi, I really hate to double post but I believe I've found a bug and it's holding back a design I'm working on. I haven't heard back via the forum or the service portal request I submitted (for which it's been 48 hours). The original post is here. The post contains a minimal working example that demonstrates the issue, so it should be really easy to replicate.

Again, I don't like double-posting so please let me know if there's a better way I should have handled this.

Thanks for taking the time to look at it.

0 Kudos