UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Participant verilog_bee
Participant
82 Views
Registered: ‎11-23-2018

Simulation & Synthesis files of FIFO v13_2_3 for custom IP

Jump to solution

We have our custom IP & want to use FIFO, so which files we need to add in file sets of synthesis & simulation from generated files of FIFO folder & which library needs to be specified for the compilation for this files. 

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
39 Views
Registered: ‎09-15-2016

Re: Simulation & Synthesis files of FIFO v13_2_3 for custom IP

Jump to solution

HI @verilog_bee

In your custom IP design, you can add the FIFO IP from IP catalog and generate output products. This will generate the required synthesis and simulation files.  For more information on the files generated please refer the below guide page#201

https://www.xilinx.com/support/documentation/ip_documentation/fifo_generator/v13_2/pg057-fifo-generator.pdf

If you are using supported third party simulator by Vivado then you can compile the simulation libraries using compile_simlib command. Please refer the below ug900 page#15:

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug900-vivado-logic-simulation.pdf

Thanks & Regards,
Sravanthi B
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos
1 Reply
Moderator
Moderator
40 Views
Registered: ‎09-15-2016

Re: Simulation & Synthesis files of FIFO v13_2_3 for custom IP

Jump to solution

HI @verilog_bee

In your custom IP design, you can add the FIFO IP from IP catalog and generate output products. This will generate the required synthesis and simulation files.  For more information on the files generated please refer the below guide page#201

https://www.xilinx.com/support/documentation/ip_documentation/fifo_generator/v13_2/pg057-fifo-generator.pdf

If you are using supported third party simulator by Vivado then you can compile the simulation libraries using compile_simlib command. Please refer the below ug900 page#15:

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug900-vivado-logic-simulation.pdf

Thanks & Regards,
Sravanthi B
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos