UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
2,872 Views
Registered: ‎11-04-2008

System verilog UVM simulation for Xilinx EMAC

Working system verilog + uvm example of a Virtex 5 EMAC with a GMII interface simulation.

 

Simulator used is VCS, but should be portable to other simulators also.

 

http://siliconbootcamp.blogspot.com/2012/11/sytemverilog-uvm-testbench-for-xilinx.html

0 Kudos