cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
3,315 Views
Registered: ‎11-04-2008

System verilog UVM simulation for Xilinx EMAC

Working system verilog + uvm example of a Virtex 5 EMAC with a GMII interface simulation.

 

Simulator used is VCS, but should be portable to other simulators also.

 

http://siliconbootcamp.blogspot.com/2012/11/sytemverilog-uvm-testbench-for-xilinx.html

0 Kudos
0 Replies