UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor erikclay
Visitor
6,371 Views
Registered: ‎03-03-2015

Timing simulation with a simulated AD converter

Hi,

 

I try to simulate a Spartan-6 design with a simulated AD converter. In behavioral simulation there is no problem. In timing simulation the outputs of the modelAD7655 are undefined. The real design is working.

 

Attached is the the top level testbench.

 

What am I doing wrong?

 

Erik Claij

0 Kudos