cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
psananthu
Newbie
Newbie
1,842 Views
Registered: ‎12-25-2017

code is not working on the board

I wrote a VHDL code for synchronous demodulation. I use vivado 2016.4. it works perfectly with a testbench in the software. but when I burnt the code into the FPGA board (Xilinx Artix-35T FPGA (xc7a35ticsg324-1L)) it doesnt work. any suggestions?
I used a software called tera term to read the output from the board. it is serial communication. nothing is wrong with the board. I tested the board with a different code and it worked. since it works fine in the simulation i couldn't find the error in my code.

0 Kudos
Reply
5 Replies
borisq
Xilinx Employee
Xilinx Employee
1,812 Views
Registered: ‎08-07-2007

did you add timing constraints?

you can put ILA for debug

------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
u4223374
Advisor
Advisor
1,779 Views
Registered: ‎04-26-2015

Sounds like you need some hardware debugging. Put an oscilloscope on the TX pin and see if anything is happening; if you're getting data out but it's not showing up on the PC then you've probably just got the baud rate wrong (very easy to do).

 

If there's no data coming out, change the code to do a simple flashing LED output. Does that work? If not, you're probably using either the wrong clock pin or the wrong output pin. If it does work, connect that LED to an intermediate step in the process and see if it still works.

psananthu
Newbie
Newbie
1,775 Views
Registered: ‎12-25-2017

sorry, i am a newbie in vhdl. what is ILA? 

0 Kudos
Reply
psananthu
Newbie
Newbie
1,774 Views
Registered: ‎12-25-2017

yea, i verified my transmitter with the oscilloscope. it is working properly. and the baud rate i am working with is 115200. that one also verified. actually i am getting all zero in my out put. even if i connect the signal or not!! 

 

i implemented the code and took a timing report. it says all user specified timing constraints are met. now i am in a dead end. i really don't know how to debug my code!

Tags (2)
0 Kudos
Reply
drjohnsmith
Teacher
Teacher
1,761 Views
Registered: ‎07-09-2009

ILA is a IP block that you can add to you code in the xilinx tools.

 

Its a logic analyser, that can grab data from inside the fpga in real time, and store.

     then you can look at the data stored, using the JTAG port on the chip and the xilinx tools.

 

 

 

 

 

 

<== If this was helpful, please feel free to give Kudos, and close if it answers your question ==>
0 Kudos
Reply