UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
154 Views
Registered: ‎10-16-2019

data in uart is not getting received

The data is getting shifted in uart but it is not being received in RDR. i think the problem is fsm state 2 which is unable to generate the respective control signals shiftRSR and load_RDR and counter1 is being reset so its going back to idle state very soon. Please tell where it is going wrong. The verilog code attachment is below.

0 Kudos