cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
shweta_agnihotri
Adventurer
Adventurer
498 Views
Registered: ‎04-26-2012

place n rout post simulation

hi 

i am trying to run " post place and route simulation" . when i make test_bench , the UUT is showing ? question mark. 

for example : 

simulation_tb

    uut- bpsk() ?

why it is showing ?????

any help will be appreciated ..... 

thanks
shweta
space appplication center
ahmedabad
0 Kudos
3 Replies
dpaul24
Scholar
Scholar
483 Views
Registered: ‎08-07-2014

@shweta_agnihotri ,

Because the UUT is possibly missing from the project!

------------FPGA enthusiast------------
Consider giving "Kudos" if you like my answer. Please mark my post "Accept as solution" if my answer has solved your problem
Asking for solutions to problems via PM will be ignored.

0 Kudos
shweta_agnihotri
Adventurer
Adventurer
387 Views
Registered: ‎04-26-2012

UUT is there in my project. i am new in this field.when i googled find that some netgen directory is not generating in my project directory. please provide me step by step guide for timing simulation in ISIM or Modelsim. i am trying it for the last 15 days and now tired and frusted.

thanks
shweta
space appplication center
ahmedabad
0 Kudos
ansarimo
Xilinx Employee
Xilinx Employee
300 Views
Registered: ‎12-04-2019

Hi @shweta_agnihotri 

Which Vivado version are you using? 

As indicated by @dpaul24 UUT may be missing hence it shows as "?" in the source tab, can you please double-check if UUT is present?

Also, check if you can run the behavioral simulation before proceeding further for timing simulation.

Hope this helps.

 

Thanks and Regards,

Ansari Hunen

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as a solution.
-------------------------------------------------------------------------

 

0 Kudos