cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Voyager
Voyager
3,474 Views
Registered: ‎03-18-2008

questasim10.6c + vivado2017.4 for PG210

vlog compile is ok for xxv_ethernet_v2_3_vl_rfs.v. howver,vsim is failed.

 

***************************************************

usa:/test4567/sim% vlog /test789/vcu118_ip/vcu118_ip.srcs/sources_1/ip/xxv_ethernet_0/hdl/xxv_ethernet_v2_3_vl_rfs.v
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 25 2017
Start time: 16:39:43 on May 01,2018
vlog /test789/vcu118_ip/vcu118_ip.srcs/sources_1/ip/xxv_ethernet_0/hdl/xxv_ethernet_v2_3_vl_rfs.v

Top level modules:
End time: 16:39:50 on May 01,2018, Elapsed time: 0:00:07
Errors: 0, Warnings: 0


# vsim -c -printsimstats -initreport initreg.log "+ca53_tarmac_enable" -do "run -all" sim_top glbl -l vsim.log
# Start time: 16:45:52 on May 01,2018
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-3865) Due to PLI being present, full design access is being specified.
# ** Warning: (vopt-29) Unable to get status of file "/test4567/sim/work/_info".
# Input/output error. (errno = EIO)
# ** Error: /test789/vcu118_ip/vcu118_ip.srcs/sources_1/ip/xxv_ethernet_0/hdl/xxv_ethernet_v2_3_vl_rfs.v(73): in protected region
# ** Error: /test789/vcu118_ip/vcu118_ip.srcs/sources_1/ip/xxv_ethernet_0/hdl/xxv_ethernet_v2_3_vl_rfs.v(73): in protected region
# ** Error: /test789/vcu118_ip/vcu118_ip.srcs/sources_1/ip/xxv_ethernet_0/hdl/xxv_ethernet_v2_3_vl_rfs.v(73): in protected region
# ** Error: /test789/vcu118_ip/vcu118_ip.srcs/sources_1/ip/xxv_ethernet_0/hdl/xxv_ethernet_v2_3_vl_rfs.v(73): in protected region

0 Kudos
11 Replies
Highlighted
Moderator
Moderator
3,456 Views
Registered: ‎09-15-2016

Re: questasim10.6c + vivado2017.4 for PG210

Hi @m006,

 

Are you trying to simulate the example design of the IP in questa 10.6c?

Have you compiled the simulation libraries successfully using the compile_simlib command? 

https://www.xilinx.com/support/answers/64083.html

 

Are you running standalone simulation in questa? Can you please try generating the scripts using the below command from Vivado and use these scripts to run simulation, check if it helps for standalone simulation.

 

export_simulation -of_objects [get_files ip_name.xci] -lib_map_path "<path_to_compiled_lib>" -directory "ip_test" -simulator questa

 

Thanks & Regards,

Sravanthi B

 

Thanks & Regards,
Sravanthi B
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------
0 Kudos
Highlighted
Voyager
Voyager
3,434 Views
Registered: ‎03-18-2008

Re: questasim10.6c + vivado2017.4 for PG210

Yes, questa 10.6c can compile the simulation libraries successfully using the compile_simlib command

快照28.png
0 Kudos
Highlighted
Voyager
Voyager
3,433 Views
Registered: ‎03-18-2008

Re: questasim10.6c + vivado2017.4 for PG210

** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
QuestaSim-64 vlog 10.6c Compiler 2017.07 Jul 26 2017
Start time: 10:14:00 on Apr 28,2018
vlog -64 "+incdir+C:\Users\sina\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl" -work xxv_ethernet_v2_3_1 -f d:\xilinx_lib2017.4/xxv_ethernet_v2_3_1/.cxl.verilog.xxv_ethernet_v2_3_1.xxv_ethernet_v2_3_1.nt64.cmf

Top level modules:
End time: 10:14:04 on Apr 28,2018, Elapsed time: 0:00:04
Errors: 0, Warnings: 1

0 Kudos
Highlighted
Moderator
Moderator
3,416 Views
Registered: ‎02-07-2008

Re: questasim10.6c + vivado2017.4 for PG210

Simulated the 10G/25G Ethernet Subsystem example design without any problems:

 

# do {xxv_ethernet_0_exdes_tb_simulate.do}
# vsim -lib xil_defaultlib xxv_ethernet_0_exdes_tb_opt
# Start time: 12:18:09 on May 01,2018
# Loading work.xxv_ethernet_0_exdes_tb(fast)
# Loading work.xxv_ethernet_0_exdes(fast)

.

.

.

.

# Loading work.glbl(fast)
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# INFO : SYS_RESET RELEASED TO CORE
# INFO : WAITING FOR THE GT LOCK..........
# End time: 12:30:20 on May 01,2018, Elapsed time: 0:12:11
# Errors: 0, Warnings: 0

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Highlighted
Voyager
Voyager
3,403 Views
Registered: ‎03-18-2008

Re: questasim10.6c + vivado2017.4 for PG210

can you provide a full simulation script for questasim10.6c?

0 Kudos
Highlighted
Moderator
Moderator
3,395 Views
Registered: ‎04-24-2013

Re: questasim10.6c + vivado2017.4 for PG210

Hi @m006,

 

I ran the simulation of the example design for the IP in Vivado 2017.4 and ModelSim 10.6c

 

Exdes.JPG

 

Attached is the simulation script generated by the tools using the export_simulation comand

You can get details of the command using export_simulation -help in the tcl console.

 

Best Regards
Aidan

 

 

 

------------------------------------------------------------------------------------------------------------------
Please mark the Answer as "Accept as solution" if this answered your question
Give Kudos to a post which you think is helpful and may help other users
------------------------------------------------------------------------------------------------------------------
0 Kudos
Highlighted
Observer
Observer
3,224 Views
Registered: ‎08-15-2014

Re: questasim10.6c + vivado2017.4 for PG210

@amaccre

 

Your test is using ModelSim but the problem is on QuestaSim. I'm running into this identical issue when simulating the fifo_generator_v13_2_rfs.v from Vivado 2017.3 on QuestaSim10.5c (after running the vsim command):

** Error: ../SourceCode/IP_Vivado_2017.3/CCFIFO16x32/hdl/fifo_generator_v13_2_rfs.v(64): in protected region

 

This error occurs with newly generated 2017.3 simulation libraries for that exact QuestaSim10.5c

 

Luis

 

0 Kudos
Highlighted
Moderator
Moderator
3,206 Views
Registered: ‎04-24-2013

Re: questasim10.6c + vivado2017.4 for PG210

Hi @lbenites,

 

QuestaSim 10.5c will not work, you need a minimum of version 10.6b when using Vivado 2017.3 or 2017.4.

 

This is documented in UG973

 

10_6b.JPG

 

You will also have to compile the simualtion libraries for each matched pair of Vivado version / Questa version otherwise the ip versions may not match and you could run into trouble e.g for 2017.3 compile the libraries and also for 2017.4 compile the libraries.

 

I ran the simulation in QuestaSim 10.6b and it worked as expected.

 

Questa.JPG

 

Best Regards
Aidan

 

------------------------------------------------------------------------------------------------------------------
Please mark the Answer as "Accept as solution" if this answered your question
Give Kudos to a post which you think is helpful and may help other users
------------------------------------------------------------------------------------------------------------------
0 Kudos
Highlighted
Observer
Observer
3,192 Views
Registered: ‎08-15-2014

Re: questasim10.6c + vivado2017.4 for PG210

Thanks for the clarification @amaccre, 10.5c had been working fine for all previous version of Vivado libraries I had used for simulation. Maybe in the future Vivado should issue a warning when it's asked to generate libraries for an unsupported version of the simulator.

 

Apologies for hijacking the thread. I though the problem was similar enough to add to the conversation.

 

Thanks again,

Luis

0 Kudos
Highlighted
Observer
Observer
1,876 Views
Registered: ‎06-16-2018

Re: questasim10.6c + vivado2017.4 for PG210

can you tell me how to download questasim10.6c or modelsim 10.6c, or share install file with me? thanks.

0 Kudos
Highlighted
Observer
Observer
408 Views
Registered: ‎08-15-2014

Re: questasim10.6c + vivado2017.4 for PG210

0 Kudos