I cannot reproduce the message at my end. Simulator language is set to 'Mixed'. Project language is set to either 'VHDL' or 'Verilog'. I gave it a try in 2018.2 and 2018.3.
What is your Vivado release and Clocking Wizard IP version?