cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Voyager
Voyager
367 Views
Registered: ‎04-11-2016

simulating Aurora 8b/10b for artix 7

Hi,

I am simulating example design of aurora 8b/10b (artix7) for about 1ms in vivado

https://www.xilinx.com/support/documentation/ip_documentation/aurora_8b10b/v11_0/pg046-aurora-8b10b.pdf

and it took about half an hour but still I didn't see lane up and channel up signal.

How long does it need to simualte? do I need to set some additional parameters for this purpose?

Regards

0 Kudos
2 Replies
Highlighted
Moderator
Moderator
359 Views
Registered: ‎07-30-2007

Re: simulating Aurora 8b/10b for artix 7

The recipe in http://www.xilinx.com/support/answers/72227.htm should work for you if you can adapt it to the aurora hierarchy.  Put the speedup parameter at the GT into the wave window to make sure it is getting set properly.

 




----------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution
----------------------------------------------------------------------------


0 Kudos
Highlighted
Voyager
Voyager
308 Views
Registered: ‎04-11-2016

Re: simulating Aurora 8b/10b for artix 7

@roym
from that link only this part I could use in vivado example design simulation for aurora:
initial
begin
force example_design_1_i.aurora_module_i.aurora_xc7a_8b10b_GTP_2_5g_100m_2l_i.inst.gt_wrapper_i.aurora_xc7a_8b10b_GTP_2_5g_100m_2l_multi_gt_i.gt0_aurora_xc7a_8b10b_GTP_2_5g_100m_2l_i.gtpe2_i.DRPWE = 1'h0;
force example_design_1_i.aurora_module_i.aurora_xc7a_8b10b_GTP_2_5g_100m_2l_i.inst.gt_wrapper_i.aurora_xc7a_8b10b_GTP_2_5g_100m_2l_multi_gt_i.gt1_aurora_xc7a_8b10b_GTP_2_5g_100m_2l_i.gtpe2_i.DRPWE = 1'h0;

force example_design_2_i.aurora_module_i.aurora_xc7a_8b10b_GTP_2_5g_100m_2l_i.inst.gt_wrapper_i.aurora_xc7a_8b10b_GTP_2_5g_100m_2l_multi_gt_i.gt0_aurora_xc7a_8b10b_GTP_2_5g_100m_2l_i.gtpe2_i.DRPWE = 1'h0;
force example_design_2_i.aurora_module_i.aurora_xc7a_8b10b_GTP_2_5g_100m_2l_i.inst.gt_wrapper_i.aurora_xc7a_8b10b_GTP_2_5g_100m_2l_multi_gt_i.gt1_aurora_xc7a_8b10b_GTP_2_5g_100m_2l_i.gtpe2_i.DRPWE = 1'h0;
end

+
Simulation speed up in page 81 of this document:
https://www.xilinx.com/support/documentation/ip_documentation/aurora_8b10b/v11_0/pg046-aurora-8b10b.pdf

but seems no impact in simulation time.

Furthermore I would like to know if this setting also works in VCS simulation?

Regards
0 Kudos