UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor rahul086
Visitor
3,842 Views
Registered: ‎03-09-2010

Minimum JTAG clock (TCK)

Hi,

    I am using spartan 6 FPGA in my design. I want to configure the  FPGA through processor. So i have connected the processor GPIOs to FPGA JTAG signals (TMS, TDI, TDO & TCK).

 

Mainly I want to know what will be the minimum  JTAG clock (TCK) that the Spartan 6 FPGA can accept?

 

Regards,

Rahul.

 

0 Kudos
2 Replies
Adventurer
Adventurer
3,830 Views
Registered: ‎08-13-2007

Re: Minimum JTAG clock (TCK)

0Hz Should be the minimum the datasheet doesn't actually specify the minimum. Max is specification is 33MHz

 

0 Kudos
Highlighted
Visitor vijay_reddy
Visitor
3,064 Views
Registered: ‎04-15-2011

Re: Minimum JTAG clock (TCK)

Hi Rahul

I am facing some difficulty in JTAG chain congiguration through freescale P1012 processor.

Can you send me the procedure for JTAG cofig.

I need to write XSVF through this.

 

regards

Vijay

 

Tags (1)
0 Kudos