UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer tyski
Observer
8,243 Views
Registered: ‎01-24-2010

PLL reset mechanism with MDM

Running a custom Spartan-6 board. I'm wondering what the proper mechanism is for resetting a PLL when the system is reprogrammed via JTAG and ultimately reset using the MDM after programming of a MicroBlaze. Should the PLL reset signal be connected directly to the Debug_SYS_Rst output of the MDM? We're seeing what appears to be random startup problems where the MicroBlaze stalls reading from DRAM and are thinking its related to the DRAM clocks not coming out of reset correctly.

Tags (3)
0 Kudos
1 Reply
Moderator
Moderator
8,203 Views
Registered: ‎02-16-2010

Re: PLL reset mechanism with MDM

If you do not need to reset PLLs again after programming the FPGA, you can have a soft logic which is enabled upon completion of config and reset the PLL once as per the reset requirement of PLL.
------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------
0 Kudos