UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor sujeethpugos
Visitor
7,168 Views
Registered: ‎10-26-2014

Register Control Set limitation

    Currently i am using ISE Design Suite 13.1 and Spartan-6 LX25 target.
    Now i got few ERROR at the stage of mapping. The error is pasted below.

Please guide me solve this error.

ERROR:Pack:2412 - The number of logical LUT blocks exceeds the capacity for the target device.
ERROR:Pack:2714 - This design has 1154 unique register control sets.
   At least 14227 SLICE sites are required to implement the 1154 unique register control sets.
   The target device has only 3758 SLICE sites.
   Please modify the logical design source to reduce the number of unique register control sets.
   As an alternative, please select a device with more SLICE sites.
ERROR:Pack:2716 - This design has 1154 unique register control sets. This design has 1 unique SRL control sets. At least 13091 SLICE sites
   are required to implement the unique control sets (there may be some overlapping sets). The target device has only 3758 SLICE sites.
   Please modify the logical design source to reduce the number of unique control sets.
   As an alternative, please select a device with more SLICE sites.
ERROR:Map:237 - The design is too large to fit the device.  Please check the Design Summary section to see which resource requirement for
   your design exceeds the resources available in the device. Note that the number of slices reported may not be reflected accurately as
   their packing might not have been completed.

Regards,
SUJEETH G.

Tags (2)
0 Kudos
1 Reply
Moderator
Moderator
7,159 Views
Registered: ‎01-16-2013

Re: Register Control Set limitation

Error message states that your resource requirement is more than the availibility.

The one of the main reason for this is poor RTL coading. Reduce control sets and follow ISE XST guidelines.
I hope once you reduce the control sets then your design will fit in this device.

Thanks,
Yash
0 Kudos