We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Showing results for 
Search instead for 
Did you mean: 
Visitor rick_mn
Registered: ‎07-20-2010

Spartan II XC2S200-5PQG208I DLL

We are using a DLL in the Spartan 2 with the following instantiation.

The input clock is 40 Mhz, therefore the  clk0 signal is 40 Mhz and the clkdv signal is 16 Mhz.

We have discovered a situation when power cycling and reloading the device after each power on that the clkdv signal

fails to run after a few hundred times.


Has anyone seen this condition or know of this?


 generic map
 CLKDV_DIVIDE => 2.5,    --  Divide by: 1.5,2.0,2.5,3.0,4.0,5.0,8.0 or 16.0
 DUTY_CYCLE_CORRECTION => TRUE, --  Duty cycle correction, TRUE or FALSE
 FACTORY_JF => X"C080",   --  FACTORY JF Values
 STARTUP_WAIT => TRUE)   --  Delay config DONE until DLL LOCK, TRUE/FALSE
 port map
 CLK0 => clk0,    -- 0 degree DLL CLK ouptput
 CLK180 => open,    -- 180 degree DLL CLK output
 CLK270 => open,    -- 270 degree DLL CLK output
 CLK2X => open,    -- 2X DLL CLK output
 CLK90 => open,    -- 90 degree DLL CLK output
 CLKDV => clkdv,    -- Divided DLL CLK out (CLKDV_DIVIDE)
 LOCKED => dcm_locked,   -- DLL LOCK status output
 CLKFB => clk,     -- DLL clock feedback
 CLKIN => clkin,    -- Clock input (from IBUFG, BUFG or DLL)
 RST  => pwr_on_rst   -- DLL asynchronous reset input




0 Kudos