UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor 660471
Visitor
7,048 Views
Registered: ‎07-10-2012

Spartan6 GTP Use mode RX Elastic Buffer Bypass

Jump to solution

Hi!
In the datasheet UG386 "Spartan-6 FPGA GTP Transceivers" on page 133 is written "An advanced feature of Spartan-6 FPGA GTP transceivers that is NOT RECOMMENDED for NORMAL operation is bypassing of the RX elastic buffer."
Is it possible to correctly use the GTP in this mode?

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
13,290 Views
Registered: ‎02-16-2010

Re: Spartan6 GTP Use mode RX Elastic Buffer Bypass

Jump to solution
Yes. But you will need to take care of the phase alignment circuit implementation and the re-initialization requirement for different scenarios as mentioned in page 138
------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------

View solution in original post

2 Replies
Moderator
Moderator
13,291 Views
Registered: ‎02-16-2010

Re: Spartan6 GTP Use mode RX Elastic Buffer Bypass

Jump to solution
Yes. But you will need to take care of the phase alignment circuit implementation and the re-initialization requirement for different scenarios as mentioned in page 138
------------------------------------------------------------------------------
Don't forget to reply, give kudo and accept as solution
------------------------------------------------------------------------------

View solution in original post

Visitor xianrenwang
Visitor
4,908 Views
Registered: ‎11-16-2011

Re: Spartan6 GTP Use mode RX Elastic Buffer Bypass

Jump to solution

In xc6slx45t-fgg484, I coregen 4lane GTP in bypass rx buf and tx buf,  the example implement is ERROR, not no why? I change nothing.

0 Kudos