UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
7,948 Views
Registered: ‎04-25-2016

about spantan6 lx45 timing constraints problem

Jump to solution

we are developing lx45's DDR3 controller with mig, but i find that there is no timing constraints on DQS, why not ,how can i add the constraints to may projects  i  there is some timing violations

 

 

timing report.jpg
0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
7,962 Views
Registered: ‎07-11-2011

Re: about spantan6 lx45 timing constraints problem

Jump to solution

@wanglei770802

 

Spartan6 is a hard block, once you slect the controller , clock frequency etc in the MIG GUI the tool will genarte location,  clock and other required constarints.

You can view them in example_top.ucf lcoated in exampl_deisgn or user deisgn  par folder.

Other than this no other constarints are generally needed as the delays are fixed

 

If in case you see any timing violations in any of the MIG paths, let us know we can look into them

 

Hope this helps

 

-Vanitha

---------------------------------------------------------------------------------------------
Please do google search before posting, you may find relavant information.
Mark the post - "Accept as solution" and give kudos if information provided is helpful and reply oriented
0 Kudos
2 Replies
Xilinx Employee
Xilinx Employee
7,926 Views
Registered: ‎09-20-2012

Re: about spantan6 lx45 timing constraints problem

Jump to solution

Hi @wanglei770802

 

You need not constraint MIG DQS pins. The calibration process will take care of delays on these paths. 

Thanks,
Deepika.
--------------------------------------------------------------------------------------------
Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left)
0 Kudos
Xilinx Employee
Xilinx Employee
7,963 Views
Registered: ‎07-11-2011

Re: about spantan6 lx45 timing constraints problem

Jump to solution

@wanglei770802

 

Spartan6 is a hard block, once you slect the controller , clock frequency etc in the MIG GUI the tool will genarte location,  clock and other required constarints.

You can view them in example_top.ucf lcoated in exampl_deisgn or user deisgn  par folder.

Other than this no other constarints are generally needed as the delays are fixed

 

If in case you see any timing violations in any of the MIG paths, let us know we can look into them

 

Hope this helps

 

-Vanitha

---------------------------------------------------------------------------------------------
Please do google search before posting, you may find relavant information.
Mark the post - "Accept as solution" and give kudos if information provided is helpful and reply oriented
0 Kudos