cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
demetrio
Visitor
Visitor
3,525 Views
Registered: ‎10-26-2009

Chipscope ATC2 core couse timing violation

My problem is when I insert a chipscope atc2 core into my design (edf by Synplify Preimier), timing result is too bad that P&R command (Script operation) stop excute.

 

My design includes a CPU core and some peripherals, first I use synplify tools syn_probe attribute add in some signals to probe in the outside, then since the I/O limitation, I try to use ChipScope Agilent core ATC2 inserter in my design in order to use bank selection style to probe the internal signals

 

However, when the cdc file is added, the ISE report the timing is too bad to stop excute P&R job.

 

How can I do in this case, because it is a real system, the main clock can't slow down to fit for FPGA debug. And use syn_probe way has no timing violations for the previous design.

 

Thank you very much

 

Demi Chen

0 Kudos
1 Reply
ywu
Xilinx Employee
Xilinx Employee
3,476 Views
Registered: ‎11-28-2007

You will need to use Timing Analyzer to analyze which paths are impossible to meet timing and decide if you can add multi-cycle paths or timing ignore (TIG) constraints on these paths.

 

Cheers,

Jim

 

 

 

Cheers,
Jim
0 Kudos