UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Participant sarman_1998
Participant
151 Views
Registered: ‎05-16-2018

Does GATED_CLOCK propagate to sub-modules?

Jump to solution

Hi All,

   If i set the GATED_CLOCK property on a clock signal.  Will that propagate to any modules the clock signal is passed into? 

I didn't see a clear answer to this in the documentation.  

Thanks,

  Eric

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
78 Views
Registered: ‎03-16-2017

Re: Does GATED_CLOCK propagate to sub-modules?

Jump to solution

@sarman_1998 

One important thing to consider when doing gated clock conversion is hierarchy.  When converting the gated clock, the tool splits up the clock from the rest of the logic and creates a new clock, and a clock enable.  If the gated clock and the registers that the new clock will drive are in different levels of hierarchy and there is something keeping the hierarchy static (DONT_TOUCH, KEEP_HIERARCHY...) the tool will not be able to convert the clock.

Have a look into this blog for more details on it. https://forums.xilinx.com/t5/Design-and-Debug-Techniques-Blog/Gated-Clock-Conversion-in-Vivado-Synthesis/ba-p/982650

Regards,
hemangd

Don't forget to give kudos and mark it as accepted solution if your issue gets resolved.

View solution in original post

Tags (1)
1 Reply
Moderator
Moderator
79 Views
Registered: ‎03-16-2017

Re: Does GATED_CLOCK propagate to sub-modules?

Jump to solution

@sarman_1998 

One important thing to consider when doing gated clock conversion is hierarchy.  When converting the gated clock, the tool splits up the clock from the rest of the logic and creates a new clock, and a clock enable.  If the gated clock and the registers that the new clock will drive are in different levels of hierarchy and there is something keeping the hierarchy static (DONT_TOUCH, KEEP_HIERARCHY...) the tool will not be able to convert the clock.

Have a look into this blog for more details on it. https://forums.xilinx.com/t5/Design-and-Debug-Techniques-Blog/Gated-Clock-Conversion-in-Vivado-Synthesis/ba-p/982650

Regards,
hemangd

Don't forget to give kudos and mark it as accepted solution if your issue gets resolved.

View solution in original post

Tags (1)