UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer yaolf2002
Observer
4,729 Views
Registered: ‎10-30-2008

For help on the time consumption of ISE

Dear everyone,

 

I am doing an Image Algorithm on V5 SX50t FPGA. As the algorithm requires, I have to use a large number of memory and adders, such as ' reg [7:0] mem[79:0][239:0]; reg [17:0] mem1[79:0] [59:0]'.

 

When I am doing Synthesis and Implement, it takes years. Any advice on improve the XST speed is highly appreciated.

 

BTW: I have noticed that the XST only use 50% of the Core 2 CPU.

 

Many thanks!

0 Kudos
2 Replies
Observer joshua_
Observer
4,717 Views
Registered: ‎02-27-2009

Re: For help on the time consumption of ISE

You usually run into that kind of thing when the router is trying to route a lot of distributed RAM; it is just a terrifyingly complex problem to route 3495872834579283457982346582734568347 nets all over the chip and still get decent timing out of it (and often impossible!).  Make sure that your design correctly infers a Block RAM primitive as necessary.
0 Kudos
Observer yaolf2002
Observer
4,699 Views
Registered: ‎10-30-2008

Re: For help on the time consumption of ISE

0 Kudos