UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor wtl121
Visitor
238 Views
Registered: ‎06-07-2018

How to design my XDC file?

Both the IDDR and the IOB FF are driven only by the IBUF in the same IOB in my design.

 

MY CODE:

 

IOBUF iobuf_iodata(.I(iodata_mux),

                   .IO(iodata), //PAD

                   .O(iodata_buf),

                   .T(iodata_out[5]));

 

ODDR oddr_odata( .Q(iodata_mux), .C(iodata_out[6]), .CE(1), .D1(iodata_out[1]), .D2(iodata_out[3]), .R(0), .S(0));

 

IDDR iddr_idata( .Q1(iodata_in[0]) .Q2(iodata_in[1]), .C(iodata_out[6]), .CE(1), .D(iodata_buf), .R(0), .S(0));

assign iodata_in[2] = iodata_buf;

 

always@(clk)

    ss_iodata_in[2:0] <= iodata_in[2:0];

 

ss_iodata_in[2] be placed in ILOGIC,but i want IDDR to be placed in ILOGIC.

 

I try to design my XDC constraint file.as follow,

 

set_property LOC ILOGIC_X1Y497 [get_cells */iddr_odata]

set_property IOB FALSE [get_cells */ss_iodata_in[2]]

 

But this constraint is not used.

 

BTW ,i used synplify to synthesize my design.

How to design my XDC file?

0 Kudos
1 Reply
Moderator
Moderator
228 Views
Registered: ‎09-15-2016

Re: How to design my XDC file?

Duplicate: https://forums.xilinx.com/t5/Implementation/XDC-constraint/m-p/889684.

 

Please avoid posting duplicate posts in different boards.

 

Thanks

Prathik

-----------------------------------------------------------------------------------

Don't forget to reply, kudo, and mark the appropriate post as 'accept as solution'.

-----------------------------------------------------------------------------------

0 Kudos