UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor kvsarmaj
Visitor
483 Views
Registered: ‎12-25-2017

Is there a dont use constraint in Vivado synthesis

I have a highly congested design with large amount of MUXFs in congested region.

I was wondering if there is a dont_use constraint in Vivado synthesis or something similar to limit use of MUXFs in synthesis.

 

0 Kudos
1 Reply
Moderator
Moderator
461 Views
Registered: ‎09-15-2016

Re: Is there a dont use constraint in Vivado synthesis

@kvsarmaj

 

For effective approach to deal with congestion, refer below two ARs from Xilinx:

https://www.xilinx.com/support/answers/66314.html

https://www.xilinx.com/support/answers/66698.html

 

Try running the design flow with AlternateRoutability synthesis strategy and see if it helps. For details refer below link, page 12:

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_4/ug901-vivado-synthesis.pdf

 

Regards

Rohit

Regards
Rohit
----------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
----------------------------------------------------------------------------------------------

0 Kudos