UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Moderator
Moderator
5,559 Views
Registered: ‎07-21-2014

Synthesis Resources

Synthesis forum is the open platform to discuss about Vivado™ Synthesis, XST™, 3rd party synthesis tools, HDL coding practices and tips.

If you can’t find your answer in the below existing documentation, please always feel free to post your question on this Forum’s page.

Useful Blogs:

Retiming in Vivado Synthesis (link)
Using SystemVerilog interfaces to connect logic in Vivado Synthesis (link)
Using the "work" library in VHDL (link)
Vivado Synthesis Crash Debugging Guide (link)
Achieving optimal timing performance by automatic pipelining of a URAM matrix in Vivado Synthesis (link)
Vivado Incremental Synthesis Flow (link)

User Guides: Xilinx technical documents intended for better performance and understanding.

Vivado:

UG 901: Vivado Synthesis User Guide (link)

ISE:

UG 687: XST User Guide for Virtex-6, Spartan-6, and 7 Series Devices (link)

UG 627: XST User Guide for Virtex-4, Virtex-5, Spartan-3, and Newer CPLD Devices (link)

 

Video Tutorials: Xilinx graphical demonstration for ease of use approach specific to the application. (Video links)

 

Answer Records: Xilinx answer records are public accessible documents specific to use cases or issues. You can search this AR’s on Xilinx website. (Search Here)

Vivado:

Solution Centre: Xilinx Solution Center for Vivado Synthesis (link)

Known Issues: Vivado Synthesis - Known Issues (link)

 

ISE:

Solution Centre:  Xilinx Solution Center for XST (link)

Known Issues: ISE XST - Known Issues (link)