That's an extremely wide register. Are you absolutely sure your design needs a register that wide? The bigger FPGA's can handle it, yes, but it looks like Vivado considers this to be an unintentional error in the code. It might be possible to downgrade the error to a warning. Can you post the actual log, and perhaps the code too?
Don't forget to close a thread when possible by accepting a post as a solution.