UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor lowuze
Visitor
1,169 Views
Registered: ‎01-18-2018

Synthesize errors associated with mpmc ISE 14.7 Virtex 6

Jump to solution

Hello!

 

I design my project in EDK and use mpmc core.

 

The following errors occur during the synthesis:

 

ERROR:Xst:528 - Multi-source in Unit <v6_ddrx_rddata_sync> on signal <n0122<71>>; this signal is connected to multiple drivers.
Drivers are:
   Output port RAM64X1D:DPO of instance <mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rddata_sync/gen_c0.u_rddata_sync_c0/gen_ram[71].u_RAM64X1D>
   Output port RAM64X1D:DPO of instance <mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rddata_sync/gen_c0.u_rddata_sync_c0/gen_ram[67].u_RAM64X1D>

ERROR:Xst:528 - Multi-source in Unit <v6_ddrx_rddata_sync> on signal <n0122<70>>; this signal is connected to multiple drivers.
Drivers are:
   Output port RAM64X1D:DPO of instance <mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rddata_sync/gen_c0.u_rddata_sync_c0/gen_ram[70].u_RAM64X1D>
   Output port RAM64X1D:DPO of instance <mpmc_0/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rddata_sync/gen_c0.u_rddata_sync_c0/gen_ram[66].u_RAM64X1D>

...

These modules are part of the mpmc, and I have no way to fix anything here.

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
1,106 Views
Registered: ‎07-21-2014

Re: Synthesize errors associated with mpmc ISE 14.7 Virtex 6

Jump to solution

@lowuze

 

One way to filter out whether this is RTL issue or issue with the IP, run the example design of IP(.xco) with same IP configuration. 

If you see the error in IP example design as well, please post a new query in IP board. And if there are no errors, try to scan the RTL and look for the signals and its connections which are mentioned in error generated by XST.

 

Thanks

Anusheel 

View solution in original post

0 Kudos
8 Replies
Scholar dpaul24
Scholar
1,164 Views
Registered: ‎08-07-2014

Re: Synthesize errors associated with mpmc ISE 14.7 Virtex 6

Jump to solution

@lowuze,

this signal is connected to multiple drivers.

 

Can you show us the RTL where a signal is driven from multiple sources?

--------------------------------------------------------------------------------------------------------
FPGA enthusiast!
All PMs will be ignored
--------------------------------------------------------------------------------------------------------
0 Kudos
Visitor lowuze
Visitor
1,153 Views
Registered: ‎01-18-2018

Re: Synthesize errors associated with mpmc ISE 14.7 Virtex 6

Jump to solution

How do I get the RTL without making a synthesis?

0 Kudos
Scholar richardhead
Scholar
1,125 Views
Registered: ‎08-01-2012

Re: Synthesize errors associated with mpmc ISE 14.7 Virtex 6

Jump to solution

@lowuze

 

RTL is the source code.

Multiple drivers occur if you have several signals driving the same net.

0 Kudos
Moderator
Moderator
1,114 Views
Registered: ‎03-16-2017

Re: Synthesize errors associated with mpmc ISE 14.7 Virtex 6

Jump to solution

Hi @lowuze,

 

You can check the connections in RTL schematic (elaborated design) which are showing as multiple drivers in error messages. 

 

And then make changes as per your requirement in the source files. 

 

Regards,

hemangd

Regards,
hemangd

Don't forget to give kudos and mark it as accepted solution if your issue gets resolved.
0 Kudos
Visitor lowuze
Visitor
1,101 Views
Registered: ‎01-18-2018

Re: Synthesize errors associated with mpmc ISE 14.7 Virtex 6

Jump to solution

Ok, then another question. How do i get the RTL schematic without synthesis in ISE? When i click on "View RTL Schematic" the synthesis begins and and XST gives those errors. And where can I find the source files of mpmc?

0 Kudos
Moderator
Moderator
1,088 Views
Registered: ‎01-16-2013

Re: Synthesize errors associated with mpmc ISE 14.7 Virtex 6

Jump to solution

@lowuze

 

Opening RTL schematic without running synthesis is not possible in ISE. This feature is present in Vivado.

You can run "Check Syntax" which will not run synthesis.

 

--Syed

---------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.

Did you check our new quick reference timing closure guide (UG1292)?
---------------------------------------------------------------------------------------------
0 Kudos
Moderator
Moderator
1,107 Views
Registered: ‎07-21-2014

Re: Synthesize errors associated with mpmc ISE 14.7 Virtex 6

Jump to solution

@lowuze

 

One way to filter out whether this is RTL issue or issue with the IP, run the example design of IP(.xco) with same IP configuration. 

If you see the error in IP example design as well, please post a new query in IP board. And if there are no errors, try to scan the RTL and look for the signals and its connections which are mentioned in error generated by XST.

 

Thanks

Anusheel 

View solution in original post

0 Kudos
Visitor lowuze
Visitor
951 Views
Registered: ‎01-18-2018

Re: Synthesize errors associated with mpmc ISE 14.7 Virtex 6

Jump to solution

The problem was not solved. It was decided to do the project on the axi bus

0 Kudos