11-27-2020 01:46 AM
I found the vivado will change the submodule name although the flatten_hierarchy = none option is selected. The change will occur after the design is elaborate and before the synthesis. Could you please suggest how to keep the port of sub modules in the design.
11-27-2020 03:28 AM
Hi @shenglin ,
Could you please post snapshot of RTL and elaborated view that shows what exact has change.
You can apply (* keep_hierarchy = "yes" *) on module whose ports you want to retain.
11-29-2020 06:49 PM
Yes, I have tried (* keep_hierarchy = "yes" *) on the module, but at first it not take effect. I found there is some problem in the Vivado update function. When I update the rtl code, it seems the Vivado don't correct update the out of date information.
The version I am using is Vivado 2019.2 and the device is Zynq UltraScale+ ZCU104 Evaluation Board (xczu7ev-ffvc1156-2-e)
When I update the rtl, only synth_2 is out of date, but the design_1_AIoT_fpga_top_0_2_synth... is not out of date, so in fact the rtl file is not recompiled, and the change by add (* keep_hierarchy = "yes" *) don't take effect.
11-29-2020 09:00 PM
Hi @shenglin ,
Run design_1_AIoT_fpga_top_0_2_synth is OOC run, so unless you change configuration or RTL for that IP or related runs, it wont reflect that run as Out-of-date.
Here from snapshot looks like you have modified RTL for top level so only synth_1 is updated as Out-of-date.
In case you have added or removed port of OOC run, please check if you have got Warning for same.
Please confirm if its other wise.
11-29-2020 10:04 PM
Are you going to modify RTL in the IP source files and rerun the IP OOC synth run?
11-30-2020 05:08 PM
I did change the RTL related to it. Please see the hierarchy, my rtl change is in the hierarchy of PL part, which noted with red. After the change, the out of the context module runs don't out of date.
11-30-2020 05:11 PM
Yes, in fact the IP is created from my RTL in the block design diagram. But when I have update the RTL, the IP don't out of date.
11-30-2020 09:27 PM
11-30-2020 10:32 PM
I am not understand what is your mean " made change in IP wrapper", I just create it in block diagram with add_module command to add my PL top.
And I have checked the displayed location of rtl file in source window, it is the correct location.
12-01-2020 09:40 AM
Hi @shenglin ,
I meant did you change connections in file marked in blue in image, that file is still a wrapper and not IP file.
If you change IP file , Run Report IP Status, if change IP is not available for Upgrade something is missing.
There could be muliple reasons
Please let us know your actual issue if its still flatten_hierarchy = none changes port as in subject.
12-01-2020 05:55 PM
I have changed the RTL file marked in blue. But after change, it don't out of date.
So in fact, it is not the issue about flatten_hierarchy = none problem, but out of date issues.