UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
01-21-2019 04:54 AM
Hi,
in VHDL what is difference between:
FOR i IN 31 DOWNTO 0 LOOP
and
FOR i IN 0 TO 31 LOOP
in for loop.
Regards
P.S. in std_logic_vector I know one is little endian and other is big endian.
01-21-2019 05:18 AM
FOR i IN 31 DOWNTO 0 LOOP
In your loop code, the index 'i' will vary from 31 down to 0.
FOR i IN 0 TO 31 LOOP
In your loop code, the index 'i' will vary from 0 up to 31.
01-21-2019 05:18 AM
FOR i IN 31 DOWNTO 0 LOOP
In your loop code, the index 'i' will vary from 31 down to 0.
FOR i IN 0 TO 31 LOOP
In your loop code, the index 'i' will vary from 0 up to 31.
01-21-2019 05:51 AM
Hi @fpgalearner,
Please check this link, might be helpful:
https://stackoverflow.com/questions/7642000/downto-vs-to-in-vhdl
Thanks,
Raj.