cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Explorer
Explorer
639 Views
Registered: ‎07-10-2013

Vivado 2018.3 Support For System Verilog Wildcard Equality Operators

Jump to solution

UG901 (v2018.3) indicates in Table 8-1 on p.276 that wildcard equality operators are supported.  Where are such operators explicitly listed/referenced in the document?  Note that they appear to not be present under Operators on p.266.

What text character sequences are used to specify such operators (e.g., =?= and ==? (as seen from an Internet search) are clearly incorrect)?

Where can the System Verilog documentation/reference used in formulating Vivado support for System Verilog be found?

 

0 Kudos
Reply
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
592 Views
Registered: ‎05-22-2018

Hi @chsdkj,

I think the one which one which are mentioned in System Verilog LRM are the supported one's.

Regards,

Raj.

View solution in original post

0 Kudos
Reply
1 Reply
Xilinx Employee
Xilinx Employee
593 Views
Registered: ‎05-22-2018

Hi @chsdkj,

I think the one which one which are mentioned in System Verilog LRM are the supported one's.

Regards,

Raj.

View solution in original post

0 Kudos
Reply