UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor contec2
Visitor
2,938 Views
Registered: ‎06-04-2008

WARNING:Xst:790

Hello,

 

 

	constant FPGA_PINS	:integer:= 385; 	
type t_pins_type is array (0 to FPGA_PINS-1) of std_logic;
constant pins_type :t_pins_type := (others => '0');

function check_pin(pinnr :std_logic_vector) return integer is variable v_pinnr: integer range 0 to FPGA_PINS-1; begin if unsigned(pinnr) > to_unsigned(FPGA_PINS-1,9) then return 0; -- pin doesn't exist else v_pinnr := conv_integer(pinnr); pins_type(v_pinnr) = '0' then end if; end check_pin;

 

 When I try to synthesize the above code, ISE gives me this warning:

 

 

WARNING:Xst:790 - "C:/syn/test.vhd" line 166: Index value(s) does not match array range, simulation mismatch.

 

I don't understand why it shows this warning, and most importantly how i can get it away.

 

Thanks in advance!

 

 

0 Kudos