05-23-2016 06:00 PM
I already use synchronous resets, so it's not that question again. I'm getting up on speed on Vivado. Being able to easily call up a schematic for any block is a neat feature.
It might be nothing, but I have spotted several signals where (post synthesis) the synchronous reset is not routed directly to a RST or SET port but gets routed through a LUT and combined with the data signal. Is this normal behavior? Is there something I could be doing in the code that causes this? Or is it no big deal as it is still synchronous and the tool simply decided it was better that way?
I don't have any code that would be practical to post because it's many pages. I'm trying to create a easy example, but so far the resets have routed to RST/SET ports just fine. I can't make a simple example where a LUT gets involved.