UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer ma8d9
Observer
634 Views
Registered: ‎02-02-2019

Hi ,

I'm new brand in fpga I wrote a code for my project but actually when I synthax it software take a lot of problem on me is there any body to help me and check it?

 

0 Kudos
1 Solution

Accepted Solutions
Moderator
Moderator
501 Views
Registered: ‎03-16-2017

Re: check

Jump to solution

Hi @ma8d9 ,

1. Are you facing errors in synthesis phase? 

2. Provide the snapshot of the errors which you are facing. 

Regards,
hemangd

Don't forget to give kudos and mark it as accepted solution if your issue gets resolved.

View solution in original post

0 Kudos
7 Replies
Xilinx Employee
Xilinx Employee
581 Views
Registered: ‎06-13-2018

Re: check

Jump to solution

Hi @ma8d9:

Which tool are you using? Vivado or ISE? I am not sure what are the problems exactly which are being generated by software (and which one, Vivado or ISE) you are talking about?

If you are using Vivado, you can go through some tutorials provided by Xilinx to help yourself to understand the basics.

Here is the list of tutorial for beginers for getting started.

1.https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug910-vivado-getting-started.pdf

2.https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug892-vivado-design-flows-overview.pdf

     -This user guide provides an overview of working with the Vivado Design Suite to create a
       new design for programming into a Xilinx device.

3.https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug895-vivado-system-level-design-entry.pdf

    -This  user guide will help you to design from full register-transfer level (RTL) creation to bitstream generation.

You can refer following video tutorial to understand the messaged being generated by software.

https://www.xilinx.com/video/hardware/understanding-vivado-messages.html

 

Thanks,

Priyanka

 

------------------------------------------------------------------------------------------------

If you find this information useful, please mark it "accept as solution"

------------------------------------------------------------------------------------------------

0 Kudos
Observer ma8d9
Observer
579 Views
Registered: ‎02-02-2019

Re: check

Jump to solution

Hi 

Thanx for your time, I'm using ISE .

May I send to you my codes ? 

0 Kudos
Xilinx Employee
Xilinx Employee
571 Views
Registered: ‎06-13-2018

Re: check

Jump to solution

Hi @ma8d9 :

Yes, you can attach the file here.

 

Thanks,

Priyanka

0 Kudos
Observer ma8d9
Observer
553 Views
Registered: ‎02-02-2019

Re: check

Jump to solution
0 Kudos
Xilinx Employee
Xilinx Employee
535 Views
Registered: ‎06-13-2018

Re: check

Jump to solution

Hi @ma8d9 :

Which version of ISE are you using? What is the device? 

ISE supports Spartan-6, Virtex-6  devices families and their previous generations. Xilinx recommends Vivado for new design starts with Virtex-7, Kintex-7, Artix-7, and Zynq-7000.

Kindly go through ISE Design Suite Release Notes of respective version to check architecture support for commercial products in the ISE design
Suite WebPACK tool. (For ISE 14.7 : https://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/irn.pdf )

You can go through ISE In-Depth Tutorial to understand how this tool works.

https://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/ise_tutorial_ug695.pdf

Please share the synthesis report generated by ISE. This will get clarity on what errors you are getting. 

 

Thanks,

Priyanka

0 Kudos
Moderator
Moderator
502 Views
Registered: ‎03-16-2017

Re: check

Jump to solution

Hi @ma8d9 ,

1. Are you facing errors in synthesis phase? 

2. Provide the snapshot of the errors which you are facing. 

Regards,
hemangd

Don't forget to give kudos and mark it as accepted solution if your issue gets resolved.

View solution in original post

0 Kudos
Scholar richardhead
Scholar
486 Views
Registered: ‎08-01-2012

Re: check

Jump to solution

@ma8d9 

The errors in your code are mostly missing or extra ; or ,

In a port declaration, the last port should have no ;

entity blah is
  port (
    port1  : std_logic; --note ;
    port2 : std_logic   -- NOTE: no ;
  );
end entity;

similarly when doing a port map, the last entry should have no ,

inst : some_comp
port map (
  port1 => port1,  -- NOTE comma ,
  port2 => port2  -- NOTE no comma
);

Other things.

1. There is no such library as ieee.signed_std

2. sha 256 vhdl com2 has two lines at the top that should be commented.

3. Integer literals are 123 not '123'

 

Basically, ISE will tell you all of this. These are basic syntax errors, you should try and fix them yourself (there are a lot of them).