cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
Highlighted
Visitor
Visitor
4,570 Views
Registered: ‎08-17-2011

editing rtl schematic

i'm trying to synthesis a structural vhdl code, and my question is, if there is any posibility to edit the rtl schematic. Also i want to save it and convert it into structural code? 

0 Kudos
Reply
3 Replies
Highlighted
Xilinx Employee
Xilinx Employee
4,567 Views
Registered: ‎05-14-2008

You cannot edit the RTL Schematic.

 

You can use Netgen to generate post-synthesis (gate-level) simulation model file. Not sure if this is the structural code you want. Refer to "Command Line tools User Guide" for information of Netgen.

 

Vivian

-------------------------------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------------------------------
如果提供的信息能解决您的问题,请标记为“接受为解决方案”。
如果您认为帖子有帮助,请点击“奖励”。谢谢!
-------------------------------------------------------------------------------------------------
0 Kudos
Reply
Highlighted
Visitor
Visitor
4,564 Views
Registered: ‎08-17-2011

ok, thanks, but verilog source can be converted ratter in a schematic source type?

Tags (1)
0 Kudos
Reply
Highlighted
Historian
Historian
4,556 Views
Registered: ‎02-25-2008


@etti411g wrote:

ok, thanks, but verilog source can be converted ratter in a schematic source type?


My parser blew up on this.

----------------------------Yes, I do this for a living.
0 Kudos
Reply