real data types for a port

[chandrajit_pal]

hello,

        Can I not declare a port as real data type in the entity declaration of the code snippet below? I am getting error while trying to synthesize my design. Pls help.

The error says: Signal <a> of type real is not supported

entity twoD_array_opr is
Port ( a : in real;
b : in real;
clk:in std_logic;
c : out real);
end twoD_array_opr;

[balkris]

you need to include correct library

use IEEE.MATH_REAL.ALL;

this third party blog may helpful
http://vhdlguru.blogspot.in/2011/06/using-real-data-types-in-vhdl.html

[chandrajit_pal]

Yes I have used the use IEEE.MATH_REAL.ALL; library..but still the error is coming up.

[chandrajit_pal]

Real data types are not synthesis-able..I solved my problem..thanks...