.

[wisefuture0@gmail.com]

.

[rshekhaw]

Hi wisefuture0@gmail.com ,

Post-Synthesis timing simulation uses the estimated timing delay from the device models. So, you might me seeing multiple clock cycle delays for output.

Please check the below post:

https://forums.xilinx.com/t5/Simulation-and-Verification/Vivado-Post-synthesis-simulation/td-p/833937

Thanks,

Raj