cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor
Visitor
5,420 Views
Registered: ‎01-27-2011

xst error:69

Jump to solution

i have the code below:


library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_signed.all;

entity buff is
port(clk: in std_logic;

re_in,im_in : in std_logic_vector(7 downto 0);
re_out,im_out:out std_logic_vector(7 downto 0));
end buff;

architecture archi of buff is

type buf_1 is array (494 downto 0) of std_logic_vector (7 downto 0);
signal buff_re:buf_1;
signal buff_im : buf_1;

begin
process (clk)
begin
if (clk'event and clk='1') then
for i in 0 to 494 loop
buf_re(i+1) <= buf_re(i);

end loop;

for i in 0 to 494 loop
buf_im(i+1)<=buf_im(i);
end loop;
buff_im(0)<=im_in;
buff_re(0) <= re_in;
end if;
end process;

re_out <= buff_re(494);
im_out<=buff_im(494);

end archi;

 

 

but i receive the following errors:

ERROR:HDLCompiler:69 - "C:\Documents and Settings\petten\Desktop\diplomatiki\ise_files\thesis_receiver_2\buffer.vhd" Line 24: <buf_re> is not declared.
ERROR:HDLCompiler:69 - "C:\Documents and Settings\petten\Desktop\diplomatiki\ise_files\thesis_receiver_2\buffer.vhd" Line 29: <buf_im> is not declared.
ERROR:HDLCompiler:854 - "C:\Documents and Settings\petten\Desktop\diplomatiki\ise_files\thesis_receiver_2\buffer.vhd" Line 13: Unit <archi> ignored due to previous errors.

 

although i declare them as signal of  the type above,i receive the errors for the lines 24,29 that are the lines in to the for loops 

 

any help,please.

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Visitor
Visitor
6,838 Views
Registered: ‎01-27-2011
solved!!!!!!!
wrong spelling in signals declerations
buf_re is different from buff_re

View solution in original post

0 Kudos
2 Replies
Highlighted
Visitor
Visitor
6,839 Views
Registered: ‎01-27-2011
solved!!!!!!!
wrong spelling in signals declerations
buf_re is different from buff_re

View solution in original post

0 Kudos
Highlighted
Historian
Historian
5,412 Views
Registered: ‎02-25-2008

Umm, you do realize that you can do:

 

    buf_re <= buf_re(buf_re'left - 1 downto 0) & re_in;

 

instead of the loop?

----------------------------Yes, I do this for a living.
0 Kudos