UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer crisilc
Observer
121 Views
Registered: ‎03-15-2018

Config Interface Timing Analysis

Is it possible to do timing analysis of Config interface inside FPGA? ie Config Pin to first FLOP. 

I am able to do analysis from Flash to FPGA input pin. Would like to do analysis for remaining also.

0 Kudos