UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer vpsampathvp
Observer
232 Views
Registered: ‎09-03-2017

FPGA timing in vivado

 
0 Kudos
4 Replies
Scholar dpaul24
Scholar
215 Views
Registered: ‎08-07-2014

Re: FPGA timing in vivado

@vpsampathvp,

Please don't be lazy and do Google search - Vivado timing analysis

--------------------------------------------------------------------------------------------------------
FPGA enthusiast!
All PMs will be ignored
--------------------------------------------------------------------------------------------------------
Observer vpsampathvp
Observer
181 Views
Registered: ‎09-03-2017

Re: FPGA timing in vivado

regd how to fix is my question
0 Kudos
Xilinx Employee
Xilinx Employee
170 Views
Registered: ‎05-22-2018

Re: FPGA timing in vivado

Hi @vpsampathvp ,

Please can you elaborte the issue you are facing with timing closure at your end?

If you are asking in a general way, i would suggest you to go through the below link:

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2019_2/ug1292-ultrafast-timing-closure-quick-reference.pdf

Thanks,

Raj

Observer vpsampathvp
Observer
63 Views
Registered: ‎09-03-2017

Re: FPGA timing in vivado

i am asking in the FPGA timing  -case analysis,disable timing,physically exclusive and logically exclusive with interaction and logically exclusive without interaction and the cdc,external feedback delays.Please share me

 

0 Kudos