How can I get Timing report in Vivado?
Always I get N/A in several simple VHDL codes. I get Power report after the Synthesis stage, but Timing.
Thanks a lot!
The report you show is a timing summary. If there are only "NA" in the table, this means that you have no constraints, and hence there is nothing to report.
You must properly constrain your design...