UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor gekuls21
Visitor
7,301 Views
Registered: ‎01-19-2009

How to reduce Offset Out

Hi, every one.

 

Currently, I am designing some H/W working on 200MHz using S3A.

But I have a problem. I can't reduce Offset Out although I insert DFF between Logic and IOB.

 

Offset out must be lower than 5ns.

By the way, it is around 9ns.

 

Please let me know your Know-How.

 

 

 

 

 

0 Kudos
3 Replies
Participant jared.chen
Participant
7,221 Views
Registered: ‎05-12-2008

Re: How to reduce Offset Out

Hello,

Maybe you can use a DCM to do a phase shift on the clock.

 

Regards,

Jared

0 Kudos
Xilinx Employee
Xilinx Employee
7,102 Views
Registered: ‎07-30-2007

Re: How to reduce Offset Out

Also make sure that the FF is actually packed into the IOB.  The timing report will tell you which parts of the path are too long- you'll then have to address the biggest delay offenders.  For example, you'll want to check if most of the delay is in the data path or in the clock path, and proceed from there...
0 Kudos
Xilinx Employee
Xilinx Employee
7,089 Views
Registered: ‎08-10-2008

Re: How to reduce Offset Out

Adding one addtional level of register, and pack it into the IOB will be the easiest way, if you won't make any changes to the clock routing.
0 Kudos