Manual Estimate of Clock Frequency

[dharpeer]

How can I estimate the clock frequency of my design manually (using the parameters for a target device)?
Can I please see an example.

[maps-mpls]

1.  Select your target device.

2.  Come up with a dummy small design representative of your actual design (clock speed, levels of logic between registers, timing scenarios, clock domain crossings, timing exceptions, etc. ).

3.  Do a build

4.  Look at time reports.

[EajksEajks]

What do you mean by manually ?

Anyway with the interconnects having a bigger and bigger contributions in recent FPGA technologies, and with the tendency to have routing congestion when your FPGA  is pretty full (although the phenomenom can also appear locally), if you plan to run at a high frequency wrt to the FPGA family you use, you won't have  any good estimate without having a quick and dirty place and route of your design.

[viviany]

This AR might be helpful for you:

https://www.xilinx.com/support/answers/57304.html

-vivian